Browsing by Author "A YAKSHIKA"

Now showing 1 - 1 of 1
  • Thumbnail Image
    Item
    ULTRA LOW POWER ROM ARCHITECTURE -IMPLEMENT SENSING ARCHITECTURE
    (2019-06-14T08:11:31Z) VENKATA RAMAKRISHNA M; RADHIKA B; A YAKSHIKA
    Moore’s law states that “The number of transistors doubles every eighteen months”, but today concepts such as “More than Moore”. As emerged the length of the channel for MOS device is reducing to 22nm and less, many problems are concerned with Power, Area and Speed. The VLSI design of non-volatile memories NOR-ROM has been carried out 180nm CMOS technology. The design of the schematics has been carried out using cadence CAD-tools. As the memory size increases, power consumption increases which becomes barrier for the battery life. So, low power VLSI plays a vital role in reduction of the power consumption. Here we have come up with selective per-charge and keeper circuit which helps in reduction of the power consumption.