90nm Standard Library Cell Design Using GNU/Electric
| dc.contributor.author | Kandati Praveen, Kumar | |
| dc.contributor.author | Harish, P | |
| dc.contributor.author | Rigil, Gracious | |
| dc.contributor.author | Rohith, Prasad K M | |
| dc.date.accessioned | 2018-06-27T11:21:19Z | |
| dc.date.available | 2018-06-27T11:21:19Z | |
| dc.date.issued | 2018-06-27T11:21:19Z | |
| dc.description.abstract | In this project, we are designing a standard library cell with 90nm technology using GNU/Electric with MOCMOS technology. The library cell consists of 24 cells with each cell having the following views: Icon, Schematic and Layout. The standard library cell includes Basic Gates, Adder circuits, Flip-flops, Latches and Multiplexers. The parameters: Rise Time, Fall Time and Area for all these cells are calculated and listed in a table. Area of each cell in this library is compared with 180nm (CMOS Cells) and 300nm (MUDD Library) technologies. Simulation of each cell is done using LT-SPICE software. GDS file is generated for these cells and 3D view of the layouts is also shown. | en_US |
| dc.identifier.uri | http://hdl.handle.net/123456789/9612 | |
| dc.language.iso | en | en_US |
| dc.subject | Kandati Praveen Kumar | en_US |
| dc.subject | Harish P | en_US |
| dc.subject | Rigil Gracious | en_US |
| dc.subject | Rohith Prasad K M | en_US |
| dc.subject | 1NH14EC714 | en_US |
| dc.subject | 1NH14EC745 | en_US |
| dc.subject | 1NH14EC753 | en_US |
| dc.subject | 1NH14EC754 | en_US |
| dc.title | 90nm Standard Library Cell Design Using GNU/Electric | en_US |
| dc.type | Other | en_US |